The capacitance of arrays of vertical wrapped-gate InAs nanowires are analyzed. With the help of a Poisson-Schrödinger solver, information about the doping density can be obtained directly. Further features in the measured capacitance-voltage characteristics can be attributed to the presence of surface states as well as the coexistence of electrons and holes in the wire. For both scenarios, quantitative estimates are provided. It is furthermore shown that the difference between the actual capacitance and the geometrical limit is quite large, and depends strongly on the nanowire material.
I. INTRODUCTION
Large efforts are currently made to develop new schemes for the manufacturing of nanowire (NW) devices [1] . E.g., recent progress in vertically processed semiconductor NWs with a cylindrically symmetric gate electrode, such as the wrapped insulator-gate field effect transistor [2] , have shown great promise for application in future highly scaled electronic devices. Besides the possibility of incorporating wrapped gates for improved gate control, NWs offer other intriguing possibilities not easily accessible to planar designs, such as an inherent one-dimensionality as well as relaxed constraints in terms of combining highly lattice-mismatched materials along the NW channel due to radial relaxation of interface strain [3, 4] .
In order to facilitate the development of high performance NW electronic devices, it is important to accurately characterize the doping profile and interface properties of the system as well as further fundamental material parameters. Si-based MOS-stacks have long benefited from well developed capacitance-voltage (CV) measurement schemes for device characterization. However, similar methods have so far been largely unavailable for NW devices. Recently CV characteristics of individual Ge NWs on SiO 2 /Si substrates were measured [5] . Here we are focusing on vertical wrapped gate NWs for which we have earlier demonstrated a scalable processing protocol for routine CV spectroscopy [6] . An overview of the device structure considered here is illustrated in Fig. 1 . The device consists of an 11x11 array of InAs NWs, covered with a 10 nm conformal HfO 2 dielectric layer and a top Cr/Au metalization as one of the capacitor electrodes. The capacitance is measured between this gate electrode and the core of the wire, which is connected via the substrate. Details on the fabrication protocol and measurement techniques can be found elsewhere [6] . In this paper we further develop the quantitative as well as qualitative understanding of these measurements, and also discuss various features of the CV-characteristics in detail.
II. THE MODEL
The nanowires are modelled as cylinders where the radius of the InAs will be referred to as R nw , whereas R gate is the radius of the InAs and HfO 2 together. Typical measures are length h = 680 nm, and radial dimensions R nw = 27 nm, R gate = 37 nm. We assume that the unintentional doping of the NWs is of n-type. By changing the applied gate voltage, V gate , the charge within the NW, Q, can be affected. This defines the
The total charge Q is the spatial integral over the charge distribution ρ(r) containing three components ρ = e(N D − n e + n h ) inside the InAs nanowire. Here, e is the positive elementary charge and N D , n e and n h are the concentrations of ionized donors, electrons, and holes, respectively. The donors are assumed to be entirely ionized at room temperature as considered throughout this paper. All concentrations are assumed to depend only on the radial distance r from the centre of the NW. This greatly facilitates the calculations as it reduces the problem to one dimension. Working with homogenous doping profiles is motivated by averaging over arrays of long wires. However, microscopic fluctuations are neglected by this approach.
The effective density of states masses for electrons and holes in InAs are m and m * h = 0.41m e respectively [7, 8] . Non-parabolicity effects are neglected albeit they can cause some quantitative deviations for large positive biases. For the determination of hole concentrations, we use the bandgap E g = 0.54eV for InAs NWs with wurtzite structure [9] .
The relative dielectric constant is ε ≈ 15 both for the InAs NW and the HfO 2 insulator [8, 10, 11] .
To calculate the capacitance, a Poisson-Schrödinger solver was implemented similar to the one demonstrated in [12, 13] . For a given charge distribution ρ(r), the cylindrical geometry permits the use of Gauss law to solve Poisson's equation for the electrostatic potential φ(r).
Thus, we obtain the Hamiltonian
together with the boundary condition for the wavefunction Ψ(R nw ) = 0 assuming that the HfO 2 layer constitutes an infinite barrier. Due to the cylindrical symmetry of the problem, Bessel functions were used as a basis set for the diagonalisation of Eq. (2), resulting in the wave functions Ψ νj (r, ϕ) and corresponding energies E νj . Here ν and j are the angular and radial quantum numbers, respectively. The relatively long length of the wires compared to their radial dimensions justifies the use of a 1D density of states along the z-direction, g(E z ).
Using Fermi-Dirac statistics the electron concentration is then given by
Here the electrochemical potential E F was set to zero in the wire, which is used as a reference point throughout this paper. Together with the similarly calculated hole concentration In the simulation we assume that the insulating oxide layer is neutral of charge and use the corresponding electric potential φ 0 (R gate ) at the gate as a parameter. However, trapped charges are likely to occur both at the surface of the wire and within the oxide [14] . If an areal charge density σ is present at position R trap the potential for r ≥ R trap is modified according to
while φ(r) is not affected for r < R trap . Experimentally, one measures the applied gate voltage V gate which is related to the actual electric potential at the gate via
Here W Cr is the work function of Cr and χ InAsNW the electron affinity of the InAs in the nanowire. As long as the trapped charges are unchanged they provide a constant bias offset
between the measured bias and the parameter φ 0 (R gate ) used in the simulation. As both the magnitude of the trapped charges and the electron affinity of InAs in the wurtzite modification appearing in the nanowire are not a priori known, we use V 0 as a fit parameter in the subsequent data analysis.
III. UNDERSTANDING THE EXPERIMENTAL DATA
In Fig. 3 the experimentally measured capacitance for the device with mean radius 27 nm is shown together with our calculations for different doping densities. The main trend is the increase of capacitance with bias. This can be attributed to the location of charges inside the NW. From Gauss law it follows that the change in Q induced by a change in bias, will be larger if ρ(r) is affected at large values of r. As can be seen in Fig. 2b ) (corresponding to the operation point 1 in Fig. 3 ), the charges are mainly located close to the NW surface in the accumulation region. In contrast, they are close to the centre of the wire at operation point 2, see Fig. 2d ). This explains, why the capacitance is higher at point 1 than at point 2.
The measurements reported here are performed by adding a small AC-signal with a frequency of 20 MHz atop the DC gate-bias. The impedance is found to be almost completely imaginary showing a negligible influence of any series resistance to the accumulation capacitance. For positive bias the measured capacitance shows less than 10 % frequency dispersion between 50 kHz and 100 MHz demonstrating good properties of the metal-oxidesemiconductor structure and that a reliable quantitative data analysis can be performed for V gate > 0. In contrast, for V gate < 0 the frequency dispersion is more pronounced, which we attribute to the presence of surface states, see Sec. III C.
The calculations provide a capacitance per wire length, as given in Fig. 3 . For the experimentally measured capacitance C, the gate substrate capacitance, which is independent of bias, see [6] , has been subtracted and the result has been divided by an effective length L, which has been taken as a second fit parameter in addition to V 0 . The data shown assumes an effective length corresponding to an effective number of 90 wires with the nominal length nm. The green curve shows the measured capacitance when sweeping from positive to negative bias, while the yellow curve is for the opposite sweep direction. The gate-substrate capacitance, which is independent of bias, has been subtracted.
of 680 nm. This has to be compared with a total of 121 wires in the fabricated array. The difference can be attributed to lacking electrical connection of some wires and/or variations from the nominal length.
Each fabricated array showed a certain distribution of radii R nw [6] . To accommodate for this, an ensemble of three different values of R nw was used in the simulation for each device, while the oxide thickness of 10 nm was held constant. The calculated curves in Fig. 3 and 4 are the results from such ensembles with appropriate weights for each radius reflecting the measured radius distribution.
[17]
In Fig. 3 it is indicated that different factors, such as geometry, doping, surface states, and inversion (holes), affect the capacitance at different gate voltages. We will in turn explain A. Geometry
According to Fig. 3 the capacitance is independent of the donor concentration in the accumulation mode, but rather depends on the geometry of the wire. The reason is that during accumulation electrons are added close to the semiconductor-oxide interface, see Fig. 2b .
Thus different doping concentrations result in the same capacitance. The capacitance in this region can therefore not be used to determine the doping concentration. Fitting to the experimental data instead determines the effective length of the wires.
In Fig. 4 the capacitance (experimental down-sweep) for NWs with different radii R nw are shown. All fabricated arrays have 121 NWs, and the effective number of wires used for fitting L is displayed in Table I . As a general trend, the capacitance increases with the radius R nw as there is a larger surface area of the NWs. Note that the capacitance in the accumulation region is significantly lower than the geometrical capacitance C/L = 2πǫǫ 0 / ln(R gate /R nw ), which is 2.48 · 10 −18 F/nm for R nw = 25 nm and R gate = 35 nm. This deviation is strongly dependent on the density of states for the nanowire wire material, see Sec. IV. 
B. Doping
As the bias is lowered, the electrons will be depleted in the NW. A large doping concentration provides a positive background charge with a strong attraction for the electrons, the "kink" at point 2 of the experimental down-sweep curve in Fig. 3 . This also holds for all devices shown in Fig. 4 . As all devices were manufactured using the same method, this provides a consistent estimate of 2.2 · 10 18 cm −3 for the doping density.
C. Surface States
The experimental curves exhibit a "kink" at point 2 of Fig. 3 , which is most clearly seen for the down-sweep curve. For biases below the kink the measured capacitance is significantly larger than the simulation result. In this section we attribute this to the emptying of surface states, situated at the semiconductor-oxide interface.
The surface states are assumed to be located in the forbidden gap [15] , and are treated as donors [16] . As the states are located in the bandgap, they remain filled as long as E F is in the conduction band. Theoretical evaluation of the potential at R nw , for the doping of N D = 2.2 · 10 18 cm −3 , shows that E F is 0.1-0.2eV below the conduction band edge at the kink, see Fig. 2c ). This makes it feasible that the kink is an effect of such surface states.
For gate voltages more negative than the one corresponding to the kink, surface states are emptied which produces the discrepancy between simulations and experiment.
While conduction band electrons as majority carriers can almost adiabatically follow the AC signal at 20 MHz, the filling and emptying of surface states is a slower process. Therefore these states do not directly contribute to the capacitance under our measurement conditions.
For lower AC frequencies, we observe an enhancement of the capacitance in the bias region below the kink which we attribute to the direct contribution of surface states. The situation is however intricate due to a strong variation of charging times and its analysis is a matter of ongoing research. Thus we focus on the high-frequency data at 20 MHz here.
Even if the surface states do not directly contribute to the capacitance signal, they affect the capacitance-voltage characteristics indirectly by the presence of a bias-dependent surface charge. This positive charge screens effectively the gate bias from the NW, so that a more negative V gate is needed to deplete the electrons from the wire. This can be quantified using Eqs. (4, 5) . An additional (bias-dependent) surface charge density δσ at R nm gives an additional shift of the gate bias V gate = φ 0 (R gate ) + V 0 + δV with
This explains the shift of the capacitance curve to lower bias while emptying the surface states. With δV being of the order of −1 V, positive surface charge densities of ∼ 10 13 /cm 2 are observed for gate biases far in the depletion region.
To summarize, if surface states are not included in the model, the simulations should be fitted to the part of the down-sweep curve right of the kink. The difference in V gate between experiment and simulation below the kink allows for an estimate of the surface charge density.
D. Holes
As the electrochemical potential in the wire starts to approach the valence band, holes will appear. The creation and annihilation of holes are slow processes. The holes, like the surface states, will therefore not directly contribute to the capacitance at high frequencies but instead screen the electrons. The high effective mass of the holes imply a large density of states which results in a strong screening. If holes are created, practically no electrons will be removed any longer from the conduction band. The constant electron concentration causes the capacitance curve to flatten out at a finite value. This can be seen for the simulated doping N D = 4 · 10 18 cm −3 in Fig. 3 . The lower doping concentrations are too small for inversion to start before the last electrons have been removed, and the capacitance goes to zero in agreement with the experimental data.
From Fig. 4 we see that inversion has an effect for the thicker wires also for N D = 2.2 · 10 18 cm −3 . This is in agreement with the measured capacitance which seems to flatten out at a finite value for negative bias rather than dropping to zero as for the thinner wires.
In this context it is interesting to evaluate the doping required for the coexistence of holes and electrons. For zero temperature, this situation corresponds to the electrochemical potential entering the valence band at r = R nw before it leaves the conduction band at r = 0.
Thus, a certain doping concentration is required if the inversion should have any effect on the capacitance. This doping concentration can be classically estimated with help of Gauss
The required doping as a function of R nw can also be estimated with the Poisson-Schrödinger 
IV. COMPARISON BETWEEN DIFFERENT MATERIALS
We will now show that equating the capacitance of a NW with its geometrical limit can lead to large overestimates. In Fig. 6 
where the conduction band edge is given by the electrostatic potential times the electron charge −eφ(r). Again we use E F = 0 as a reference.
Due to the complex band structure of Si, only the Poisson-Thomas-Fermi results have been calculated for this material. The main difference between the two solvers is that classically the electron concentration does not have to be zero at the semiconductor-oxide interface, resulting in a higher capacitance. It is evident that the two models give the same results for a repulsive gate voltage. In this case the electron concentration approaches zero at R nw as the potential surpasses the electrochemical potential, see also [12] .
There is a reason why the geometrical capacitance cannot be reached even classically.
Let us compare with a metallic coaxial cable. In this case the geometrical limit is reached as all charge is added at the surface. This requires an infinite density of states, which can not be found in a semiconductor, and thus the geometrical capacitance will not be reached.
Materials with a high effective mass, such as Si, have a large density of states and will therefore come closer to the geometrical limit.
Frequently, it is assumed that the capacitance is constant for large positive gate voltages.
Both experimental and theoretical results point out that this is not the case, the capacitance is slowly increasing with bias. As the gate becomes more attractive, electrons will be filled higher up in the conduction band. Since the 3D density of states goes as E 1/2 , the density will increase as the bias is raised, resulting in a larger capacitance. to be around 10 13 e per cm 2 . Finally, the actual capacitance can be significantly smaller than its geometrical limit even in accumulation mode. The difference is of particular importance for nanowires with low effective mass.
